

Structured Electronics Design


EE4109

Design exercise 1

A hearing loop system in CMOS18 technology


Anton J.M. Montagne

Application diagram



Design Exercise 1

Electronic information processing system



Audio signal properties:

crest factor = 3

Maximum full-power frequency = 5kHz

0 dB SPL = 20 uPa

System requirements

noise level 30 dB SPL

Peak power level 113 dB SPL

frequency range microphone input : 20 Hz - 6 kHz

frequency range hearing loop: 200 Hz - 6 kHz

Electrical requirements

ADC input signal: max. 0.9Vpp

A1 output signal approximates microphone output

DAC pp. output voltage approximates battery voltage

Design the gain distribution

Amplifier Type	Desired transfer (Laplace expression)
A1	
A2	
A3	