A1 input stage noise design

Table of contents

  1. noise1
  2. noise2
  3. noiseCissGm_p
  4. noiseWLI_p
  5. CMOS_noise
  6. EKV versus BSIM model
  7. PMOS EKV versus BSIM DIN A weighted RMS output noise
  8. oneStage

Go to index

SLiCAP: Symbolic Linear Circuit Analysis Program, Version 2.0.1 © 2009-2023 SLiCAP development team

For documentation, examples, support, updates and courses please visit: analog-electronics.tudelft.nl

Last project update: 2024-01-07 12:49:39