

Structured Electronics Design


EE4109

Design exercise 1

A hearing loop system in CMOS18 technology

Anton J.M. Montagne

Application diagram



Design Exercise 1

Audio signal properties:

crest factor =3
Maximum full-power frequency = 5kHz
0 dBSPL = 20 uPa


System requirements

noise level 30 dBSPL
Peak power level 110 dBSPL
frequency range microphone input : 20 Hz - 6 kHz
frequency range hearing loop: 600 Hz - 6 kHz

Electrical requirements

ADC input signal: max. 0.9Vpp
A1 output signal approximates microphone output
DAC pp. output voltage approximates battery voltage

Design the gain distribution



- A1
- A2
- A3

Amplifier Type	Desired transfer (Laplace expression)