CMOS IC design flow

- 1. Understand the application
- 2. Requirement specification and simulation test bench
- 3. Step-by-step system and circuit design
- 4. Design verification: corner simulations with test bench
- 5. Design adjustments
- 6. Lay-out
- 7. Extraction parasitics
- 8. Design verification: corner simulations with test bench
- 9. Minor design adjustments

The big fear

A seemingly unimportant detail overseen at an early stage of the design, turns out to be a show-stopper later.

top-down design

The devil is in the details

bottom-up show stopper

Structured analog design

- 1. Use relative simple models that model the dominant effects at early stages of the design and increase model complexity at later stages
- 2. Be aware of simplifications and include error budgets for them
- 3. Use a design approach that maximally exploits the intended dominant effects

Required knowledge

- 1. Physical operation of semiconductor devices - Basic operating principle and operating regions
- Secondary effects
- 2. Simulation models
- Models used in computer simulations
- Models for setting-up design equations:
- Relation between:
- * Performance aspects of interest
- * Technology parameters
- * Device geometry
- * Operating conditions
- How to derive simple models from the complex ones
- 1. Use simplified model equations
- 2. Extract model parameters for simple models from
- single-device simulations with complex models
- 3. Use graphs and apply scaling

CMOS technology



Multiple-finger and/or Multiple-device

Lay-out

S

g

d

g

S

g

d

g

S

- << drain/source capacitance - << gate series resistance

S

g

d

g s

g

d

g

S

- >> device matching



NMOS basic operation

- 1. $V_{B}=0$, $V_{S}=0$, $V_{C}=0$, $V_{D}>0$
- Surface potential at interface oxide and substrate - No current flow from drain to source
- 2. $V_{\rm G}$ increases
- Surface potential increases due to capacitive coupling with the gate
- Source injects electrons into p-region
- Diffusion current from drain to source (Lateral NPN)
- Weak inversion operation, exponential relationship $I_{DS}(V_{GS})$ 3. V_G increases further
- Channel extends and reduces capacitive coupling
- Quadratic relationship between I_{DS} and V_{GS} : strong inversion
- V_T is voltage at transistion from weak to strong inversion
- If $V_G V_D < V_T$ the device operates in 'pinch-off' or saturation 4. V_G increases further V_G-V_D>=V_T
- The channel extends to the drain: linear region (voltage-controlled resistor)
- 5. Increase of VDS results in a wider drain depletion layer (CLM). This effectively results in a shorter channel and an increase of I_{DS} .

Small-geometry effects

- 1. Thin oxide: high vertical field strength reduces carrier mobility: VFMR
- 2. Sort channel: high lateral field strength causes velocity saturation
- 3. Short channel: drain depletion layer extends under the channel. This increases the coupling of the surface potential with the gate voltage and lowers V_{T} . Result: increase of I_{DS} (DIBL) with V_{DS} .



MOS level-1 model

- 1. Often used for hand calculations
- 2. Weak inversion not modeled
- 4. Small-geometry effects not modeled

MOS BSIM models BSIM3 and higer

- 2. No focus on physical basis
- 3. Often used for modern IC processes

MOS EKV model

- 1. Physical basis
- 2. One expression for all operating regions

- 5. Implemented in SLiCAP

NMOS level-1 equations

Strong inversion, no small geometry effects:

- $I_{DS} = 0$
- 2. Normal mode (forward) linear region V_{DS} > 0, V_{GS} > V_{DS} + V_{TO} $I_{DS} = \frac{W}{L}\beta(V_{DS} - V_{t0})(1 + \lambda V_{DS})$
- 3. Normal mode (forward) saturation region

$$I_{DS} = \frac{W \beta}{L^2} (V_{DS} - V_{t0})^2 (1 + \lambda V_{DS})$$

- 4. Reverse mode V_{DS} <0, swap drain and source
- 5. V_{TO} changes with bulk voltage (back-gate effect)

$$V_{t0} = \gamma (\sqrt{\phi - V_{BS}} - \sqrt{\phi})$$
 ϕ = surface potential

increasing costs of recalling design decisions

MOS transistor modeling and design

Stationary noise model

1. Current noise associated with channel current I_{DS} - Saturation region:

- Linear region:

 $S_{id} = 4kTq_o$

- low cross-over frequency f_L : use large device at low current.

Transconductance and cut-off frequency



CMOS18 NMOS L=180nm W=220nm $g_m(I_{DS})$ CMOS18 NMOS L=180nm W=220nm $f_T(I_{DS})$ Channel current dependency of f_{T} dominated by that of g_{m} ! Input capacitance c_{iss} only weekly depends on I_{DS} .

Operating point, transconductance efficiency and device scaling

- Weak inversion $g_m/I_{DS} > 30$
- Moderate inversion $10 < g_m/I_{DS} < 30$
- Strong inversion: $g_m/I_{DS} < 10$
- Increase W:
- Increase of max g_m and f_T
- Increase inversion level:
- Increase of gm and f_T
- Increase of V_{GS} .

Conclusion

At an early stage of the design, we focus on noise, (load) drive capability and bandwidth. - For noise and dynamic behavior we use linear models.

- For design of clipping levels we use device scaling.

We use device scaling and selection of the inversion level for performance optimization.

Alternative method

Instead of obtaining the small-signal parameters from operating point simulations we can also use expressions that relate them to the technology, the geometry and the operating conditions. A single expression for all operating ranges enables parameter stepping without changing of expressions.

EKV model



Static model

 $I_{DS} = I_{F} - I_{R}$



Plot device characteristics in both simulators and adjust parameters. Sufficently accurate for taking early-stage design parameters. SLiCAP demo: section 4.5.7!

Ward-Dutton: 4-terminal network with capacitive terminal currents:

(i_g)	= s	(C_{GG})	$-C_{GD}$	$-C_{GS}$	$-C_{GB}$	$\left(v_{g} \right)$
i_d		$-C_{DG}$	C_{DD}	$-C_{DS}$	$-C_{DB}$	v_d
i_s		$-C_{SG}$	$-C_{SD}$	C_{SS}	$-C_{SB}$	v_s
$\left(i_{b} \right)$		$-C_{BG}$	$-C_{BD}$	$-C_{BS}$	C_{BB} ,	$\left \left(v_{b}\right) \right $
		·				

translation to hybrid-pi equivalent model:

 $S_{id} = 4kT_{3}^{2}g_{m}\left(1 + \frac{f_{\ell}}{f}\right)$ [A²/Hz]

2. 1/f noise due to imperfect atomic structure at gate-channel interface

The cut-off frequency f_{τ} is the frequency at which the current gain equals unity: $f_T = \frac{g_m}{c_{iss}}$ important figure of merit for an IC process; $c_{iss} =$ input capacitance with shorted output.

The transconductance efficiency g_m/I_{DS} is a measure for the inversion level at which the device operates:

Increase L:

- Larger current-drive capability - Decrease of CLM and output conductance

- Decrease of max g_m and f_t

Decrease inversion level:

- Decrease of g_m and f_T

- Improve matching and flicker noise.

- For analysis of dynamic nonlinearity we use quasi dynamic eigenvalues (stepping of the small-signal

parameters with the operating point. SLiCAP supports this with: stepMethod('array').

We are able to obtain the small-signal parameters from simulation with a single device.

Oxide capacitance per unit of area: $C'_{OX} = \frac{\varepsilon_o \varepsilon_r}{t_{ox}}$ substrate factor: $n \approx 1 + \frac{C'_{DEP}}{C'_{OX}}$ Transconductance factor: $\beta_{sq} = \mu_0 C'_{OX}$ Technology current: $I_0 = 2n\mu_0 C'_{OX} U_T^2 = 2n\beta_{sq} U_T^2$ Weak inversion: $I_{F,R} = I_0 \frac{W}{L} \exp\left(\frac{\frac{V_G - V_{T0}}{n} - V_{S,D}}{U_T}\right)$ Strong inversion: $I_{F,R} = \frac{W}{L} \frac{\beta_{sq}}{2n} \left(V_G - V_{T0} - nV_{S,D}\right)^2$ Transition from weak to strong inversion: $F(x) = \left(\ln\left(1 + \exp\left(\frac{x}{2}\right)\right)\right)^2 \exp(x)$ if $x \ll 0$ $\left(\frac{x}{2}\right)^2$ if $x \gg 0$ Function returns forward and reverse inversion coefficient: $IC_{F,R} = F\left(\frac{V_G - V_{T0} - nV_{S,D}}{nU_T}\right)$ Forward and reverse current can be written as a function of the inversion coefficient: $I_{F,R} = I_0 \frac{W}{L} I C_{F,R} = 2n\beta_{sq} U_T^2 \frac{W}{L} I C_{F,R} \qquad I_{DS} = I_F - I_R$ VFMR: $\beta'_{sq} = \frac{\beta_{sq}}{1+2\theta U_T \sqrt{IC_F}}$ CLM: $I_{DS} = (I_F - I_R) \left(1 + \frac{V_D - V_S}{V_{ATL}}\right)$ note: only forward operation. Velocity saturation as mobility reduction: $\beta'_{sq} = \frac{\beta_{sq}}{1 + \left(\theta + \frac{1}{E_{CBITL}}\right) 2U_T \sqrt{IC_F}}$ $IC_{CRIT} \approx \frac{1}{\left(4nU_T \left(\theta + \frac{1}{L - E_C}\right)\right)^2}$ Changes in capacitances from saturation to linear region are described with the aid of inversion coefficients. Transconductance is also modeled with the aid of the inversion coefficients. Obtain SLiCAP EKV model parameters from BSIM model simulations Inversion coefficient

Forward operation IC_{F} , saturation region: - weak inversion: < 0.1- strong inversion: >10 - moderate inversion: 0.1 .. 10