

SLiCAP: Symbolic Linear Circuit Analysis Program

Python scripts for Analog Design Automation <https://analog-electronics.tudelft.nl>




SLiCAP by Anton Montagne
is licensed under a Creative Commons
Attribution-NonCommercial-NoDerivatives
4.0 International License.
Based on a work at:
<https://www.analog-electronics.tudelft.nl/slicap/slicap.html>

Goal

Automation of Analog Design

- Proper modeling of device behavior
- Symbolic analysis
- Derive design equations that relate circuit behavior to component properties
- Find target values for component properties by solving these equations
- Find components from libraries with preferred devices



SLiCAP script

```
from SLiCAP import *
prj = initProject('myProject')
il = instruction()
makeNetlist('dcBehavior.sch', 'dcBehavior')
il.setCircuit('dcBehavior.cir')
il.setSource('V1')
il.setDetector('V_out')
il.setSimType('symbolic')
il.setGainType('vi')
il.setDataTypes('dcvar')
dcvarResults = il.execute()
```

DC network solution

$$\begin{cases} V_1 \\ V_2 \\ V_{3X1} \\ V_{5X1} \\ V_{out} \\ I_1 \\ I_2 \\ I_3 \\ I_{I1X1} \\ I_{J1X1} \\ I_{J5X1} \end{cases} = \begin{cases} V_B - I_b R_s \\ V_B \\ V_B - I_b R_s \\ V_B - I_b R_s \\ 0 \\ A_v V_B - I_b (R - R_A_v) - I_b A_v R_s \\ -I_b \\ \frac{V_B}{R} - \frac{I_b R_s}{R} \\ \frac{I_b R_s}{R} - \frac{V_B}{R} - I_b \\ I_b \\ I_b (R_s R_t + R_A_v) - V_B (R_t + R_A_v) - I_b (R_t + R_A_v) \end{cases}$$

Variance DC detector voltage

$$\begin{aligned} \sigma_{DET}^2 &= \\ &\sigma_{IB}^2 (R - R_A_v + A_v R_s)^2 \\ &+ A_v^2 \sigma_{vo}^2 \\ &+ \sigma_{io}^2 (R A_v - R + A_v R_s)^2 \\ &+ A_v^2 V_B^2 \sigma_V^2 \\ &+ R^2 \delta_R^2 (A_v - 1)^2 (I_b + \frac{V_B}{R} - \frac{I_b R_s}{R})^2 \\ &+ R^2 \delta_R^2 (A_v - 1)^2 (\frac{V_B}{R} - \frac{I_b R_s}{R})^2 [V^2] \end{aligned}$$

Benefits


Guaranteed by design

- Speed up design process:
- Find dominant design parameters and their interactions at an early stage of the design
- Improve design quality:
 - Structured design approach with stepwise increasing level of complexity
 - Facilitate symbolic analysis tasks that are cumbersome, error-sensitive and often omitted
 - Performance fixed with dominant physical mechanisms

Features

Design and design documentation

- Accepts SPICE-like netlists:
 - including sub circuits and models
 - Symbol libraries available for:
 - gschem
 - LTSpice
 - Pulsonix
- Built-in EKV model for MOS transistors and GP model for bipolar transistors:
 - Small-signal parameters determined by process parameters, device geometry and operating conditions
 - Any of these parameters can be varied (stepped) during analysis
- Built-in small-signal models for:
 - Diode
 - 4-terminal vertical BJT and lateral BJT
 - differential-pair BJT
 - 4-terminal MOST
 - differential-pair MOST
 - Voltage-feedback Operational Amplifier
 - Current-feedback Operational Amplifier
- Design-oriented analysis:
 - Symbolic and numerical derivation and solution of design equations
 - Many topic-specific functions for extracting useful design information from complex expressions
- Combine results of different analysis:
 - Find show-stopper values and target values for design parameters from different performance aspects (noise, bandwidth, ...)
- Concurrent design and documentation:
 - One-click generation and update of html-based documentation
 - Include CSV tables, text files, images, MATLAB figures, beautifully typeset expressions and equations
- Easy to use:
 - Comprehensible and compact instructions



Design Task

Determine show-stopper values for S_v and S_i such that the total differential RMS output noise over a bandwidth of 450kHz, after CDS with $\tau = 5\mu s$, is less than $50\mu V$.

SLiCAP script


```
syms 'F' 'S_v' 'S_i';
F_min = 1 # Minimum frequency
F_max = 450e3 # maximum frequency
vn = 50e-6 # RMS diff output noise after CDS
tau = 5e-6 # CDS delay time
il.setCircuit('PSDnoiseDesign')
il.setSimType('numeric')
il.setGainType('vi')
il.setDetector(['V_outN', 'V_outP'])
onoise = il.execute().onoise
rmsSv = doCDSint(onoise.subs(S_i, 0), tau, F_min, F_max)
Sv_max = sp.N(solve(rmsSv - vn, sp.Symbol('S_v'), 4)[0]
rmsSi = doCDSint(onoise.subs(S_v, 0), tau, F_min, F_max)
Si_max = sp.N(solve(rmsSi - vn, sp.Symbol('S_i'), 4)[0]
print('Sv_max = ', Sv_max, ' V^2/Hz')
print('Si_max = ', Si_max, ' A^2/Hz'))
```

Result


S_v _max = 1.03e-16 V^2/Hz
 S_i _max = 1.82e-25 A^2/Hz

Select opAmp with

S_v = 6 nV/rthz
 S_i = 5 fA/rthz




Noise spectrum at the detector with/without CDS



Select operational amplifier

```
* file: AD8610.lib SLiCAP model for AD8610
.model AD8610 OV
+ cd = 15p
+ cc = 8p
+ av = {300k*(1-s/PI/120M)/(1+s*300k/2/PI/25M)/(1+s/2/PI/120M)}
+ zo = 20
```


Transfers PSD circuit



findServoBandwidth(L.rational)

Servo high-pass cut-off at: 1.7e-01 Hz, order: -1

Servo low-pass cut-off at: 1.4e+01 MHz, order: 1



SLiCAP results

Design dynamic behavior

This page gives the design equations for the high-pass and the low-pass cut-off.

High-pass cut-off

A high-pass cut-off frequency at 1Hz requires:

$$A_0 = 65299.0 \quad (1)$$

Low-pass cut-off

If all poles and zeros are dominant, a low-pass cut-off at 4.5e+05Hz requires:

$$GB = 12.72 R_o ((1.0 \cdot 10^{11}) c_d + 1.0) \quad (2)$$


If the influence of a nonzero R_o on the dynamic behavior can be ignored, we need:

$$GB = (1.2 \cdot 10^{16}) c_d + 5.7 \cdot 10^5 \quad (3)$$


Go to main index

SLiCAP: Symbolic Linear Circuit Analysis Program, Version 0.2 © 2016 Anton Montagne


For documentation, examples, support, updates and courses please visit: analog-electronics.eu




Vamp_0
CMOS amplifier with compl. parl. class AB output stage




Vamp_1
CMOS amplifier with split-signal compl. parl. class AB output stage



Vamp_2
CMOS amplifier with complete signal path




MOS EKV model in SLiCAP library





Small-signal model tracks with inversion coefficient from weak inversion to strong inversion with velocity saturation.
 Combine:
 - Large-signal static nonlinear behavior
 - Small-signal dynamic behavior
 Poles are function of sink / source current


```
makeNetlist('MOSamp_2.sch', 'Vamp_2')
il.setCircuit('MOSamp_2.cir')
il.setSource('V1')
il.setDetector('V_out')
il.setSimType('numeric')
il.setGainType('gain')
il.setDataType('poles')
il.setStepVar('T_source')
il.setStepStart(0)
il.setStepStop('50u')
il.setStepNum(5)
il.setStepMethod('lin')
il.stepOn()
amp2source10p = il.execute()
amp2source10p.gainType = 'source'
il.setStepVar('I_sink')
amp2sink10p = il.execute()
amp2sink10p.gainType = 'sink'
```



Vamp_2 dB magnitude plots $C_L=10p$



Combine multiple root locus plots in one plot:
 - Select any circuit variable as root-locus variable
 - Separate pole and zero analysis can show non-observable poles and hidden instability



Technology

Python + Maxima + Internet

- Optional:
- Python Sphinx, gEDA, Inkscape, LTspice