Structured Electronic Design

EE4109 Design of the signal path of the active antenna

Anton J.M. Montagne

Design ideal gain



Design ideal gain



 $V_o = E\ell^2 \frac{C_A}{C_f}$

Design ideal gain



$$V_o = E\ell^2 \frac{C_A}{C_f}$$
$$C_f = \frac{E\ell^2 C_A}{V_o} = \ell^2 C_A$$

Design ideal gain



 $V_o = E\ell^2 \frac{C_A}{C_f}$ $C_f = \frac{E\ell^2 C_A}{V_o} = \ell^2 C_A$ $\ell = 0.5, C_A = 10 \times 10^{-12} \text{Fm}^{-1}$

Design ideal gain



 $V_o = E\ell^2 \frac{C_A}{C_f}$ $C_f = \frac{E\ell^2 C_A}{V_o} = \ell^2 C_A$ $\ell = 0.5, C_A = 10 \times 10^{-12} \text{Fm}^{-1}$ $C_f = 2.5 \,\mathrm{pF}$

Design ideal gain



$$V_{o} = E\ell^{2} \frac{C_{A}}{C_{f}}$$
$$C_{f} = \frac{E\ell^{2}C_{A}}{V_{o}} = \ell^{2}C_{A} \qquad \ell = 0.5, \ C_{A} = 10 \times 10^{-12} \text{Fm}^{-1}$$
$$C_{f} = 2.5 \text{ pF}$$

Structured Electronic Design

EE4109 Design of the input stage of the active antenna

Anton J.M. Montagne

Input stage

Influence feedback capacitance on the noise performance as if it is in parallel with the source.

Lowest 1/f corner frequency if:

 $C_{iss} = C_A \ell + C_f = C_A \ell \left(1 + \ell \right)$

SLiCAP python: W=1200u, L=1.25u, ID=1.4mFloor E-noise: 5.3nV/m/rt(Hz) Corner 1/f noise: 34kHz

Floor noise can be reduced by increasing the current. Other combinations of W, L and ID are also possible. SLiCAP python: CS noise.py CSstageNoise.asc LTspice:

CS_noise.py: input stage SLiCAP with antenna model

CS_noise.py: input stage SLiCAP with antenna model

Determination of L and ID from W, noise, and antenna specifications

na model nna specifications

CS_noise.py: input stage SLiCAP with antenna model Determination of L and ID from W, noise, and antenna specifications



CS noise.py: input stage SLiCAP with antenna model Determination of L and ID from W, noise, and antenna specifications



 $1: W = 1.20e-3, L = 1.25e-6, ID = 1.39e-03, S_f = 2.81e-17, f_ell = 3.41e+4, Ciss = 1.03e-11, IC=2.27e+0.$ 2 : W = 9.00e-4, L = 1.71e-6, ID = 2.13e-03, S_f = 2.82e-17, f_ell = 3.34e+4, Ciss = 1.03e-11, IC=6.31e+0. 3 : W = 6.00e-4, L = 2.61e-6, ID = 4.50e-03, S f = 2.82e-17, f ell = 3.27e+4, Ciss = 1.03e-11, IC=3.06e+1.

CS noise.py: input stage SLiCAP with antenna model Determination of L and ID from W, noise, and antenna specifications



 $1: W = 1.20e-3, L = 1.25e-6, ID = 1.39e-03, S_f = 2.81e-17, f_ell = 3.41e+4, Ciss = 1.03e-11, IC=2.27e+0.$ 2 : W = 9.00e-4, L = 1.71e-6, ID = 2.13e-03, S_f = 2.82e-17, f_ell = 3.34e+4, Ciss = 1.03e-11, IC=6.31e+0. 3 : W = 6.00e-4, L = 2.61e-6, ID = 4.50e-03, S f = 2.82e-17, f ell = 3.27e+4, Ciss = 1.03e-11, IC=3.06e+1.

CSstageNoise.asc: input stage LTspice with simple antenna model

CSstageNoise.asc: input stage LTspice with simple antenna model

Check values of W, L, and ID

CSstageNoise.asc: input stage LTspice with simple antenna model Check values of W, L, and ID



Structured Electronic Design

EE4109 Design of the output stage of the active antenna

Anton J.M. Montagne

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc WP=40u, LP=180n, M=11

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc WP=40u, LP=180n, M=11 WN=40u, LN=180n, M=3

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc WP=40u, LP=180n, M=11 WN=40u, LN=180n, M=3 IDS=1m

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc WP=40u, LP=180n, M=11 WN=40u, LN=180n, M=3 IDS=1m

Output stage LTspice

Output stage LTspice



Structured Electronic Design

EE4109 Design the active antenna with a dual-stage controller

Anton J.M. Montagne

Two cascaded CS stages yield a noninverting controller

Two cascaded CS stages yield a noninverting controller

Replace one CS stage with noninverting stage:

Two cascaded CS stages yield a noninverting controller Replace one CS stage with noninverting stage: CD or complementary parallel CD

Two cascaded CS stages yield a noninverting controller Replace one CS stage with noninverting stage: CD or complementary parallel CD Replace one CS stage with a four-terminal stage

Two cascaded CS stages yield a noninverting controller Replace one CS stage with noninverting stage: CD or complementary parallel CD Replace one CS stage with a four-terminal stage Insert another inverting stage in the loop

Two cascaded CS stages yield a noninverting controller Replace one CS stage with noninverting stage: CD or complementary parallel CD Replace one CS stage with a four-terminal stage Insert another inverting stage in the loop Insert another inverting stage

Two cascaded CS stages yield a noninverting controller Replace one CS stage with noninverting stage: CD or complementary parallel CD Replace one CS stage with a four-terminal stage Insert another inverting stage in the loop Insert another inverting stage

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain! SLiCAP: DualStage.py:

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model

gain equals ideal gain! mptotic-gain model

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model

F1 can be implemented with a current mirror.

gain equals ideal gain! mptotic-gain model

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

- F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!
- SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model
- F1 can be implemented with a current mirror.

Transistors should have a low transconductance (noise)

gain equals ideal gain! mptotic-gain model

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

- F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!
- SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model
- F1 can be implemented with a current mirror.
 - Transistors should have a low transconductance (noise)
 - Transistors should have a high cut-off frequency (number of dominant poles)

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

- F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!
- SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model
- F1 can be implemented with a current mirror.
 - Transistors should have a low transconductance (noise)
 - Transistors should have a high cut-off frequency (number of dominant poles)

SLiCAP dual-stage with PMOS current mirror:

SLiCAP dual-stage with PMOS current mirror:

SLiCAP dual-stage with PMOS current mirror:

SLiCAP: DualStageMirror.py:

SLiCAP dual-stage with PMOS current mirror:

SLiCAP: DualStageMirror.py:

Low transconductanc on the bandwidth.

SLiCAP dual-stage with PMOS current mirror:

SLiCAP: DualStageMirror.py:

Low transconductanc on the bandwidth.

Extra attention:

SLiCAP dual-stage with PMOS current mirror:

SLiCAP: DualStageMirror.py:

on the bandwidth.

Extra attention: Selection of the loop gain reference.

SLiCAP dual-stage with PMOS current mirror:

SLiCAP: DualStageMirror.py:

on the bandwidth.

Extra attention: Selection of the loop gain reference.

SLiCAP dual-stage with PMOS current mirror with direct feedback:

SLiCAP dual-stage with PMOS current mirror with direct feedback:

SLiCAP dual-stage with PMOS current mirror with direct feedback:

SLiCAP: DualStageMirrorRes.py:

SLiCAP dual-stage with PMOS current mirror with direct feedback:

SLiCAP: DualStageMirrorRes.py: High transconductance PMOS with local feedback.

SLiCAP dual-stage with PMOS current mirror with direct feedback:

SLiCAP: DualStageMirrorRes.py: High transconductance PMOS with local feedback.

Extra attention:

SLiCAP dual-stage with PMOS current mirror with direct feedback:

SLiCAP: DualStageMirrorRes.py: High transconductance PMOS with local feedback.

Extra attention: Selection of the loop gain reference.

SLiCAP dual-stage with PMOS current mirror with direct feedback:

SLiCAP: DualStageMirrorRes.py: High transconductance PMOS with local feedback.

Extra attention: Selection of the loop gain reference.