Structured Electronic Design

EE4109 Active antenna Controller design

Anton J.M. Montagne



Antenna



Antenna

E-field to voltage conversion



Antenna

E-field to voltage conversion



Antenna



Amplifier

Antenna



Amplifier

Integrating transimpedance cable driver

Antenna



Amplifier

Integrating Gain and output resistance transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy Single-stage or multi-stage amplifier

Controller or error amplifier Output resistor age or Equivalent-input noise sources Resistor Resistance Accuracy

Equivalent-input noise sources VI-drive capability Midband loop gain Loop gain-poles product Differential error to loop gain ratio

Amplifier

Integrating Gain and output resistance transimpedance Noise cable driver

Antenna



Amplifier

IntegratingGain and output resistancetransimpedanceNoisecable driverVI-drive capability

Antenna



Amplifier

Integrating transimpedance cable driver Gain and output resistance Noise VI-drive capability Midband accuracy

Antenna



Amplifier

Integrating transimpedance cable driver Gain and output resistance Noise VI-drive capability Midband accuracy Bandwidth

Antenna



Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Controller or error amplifier

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Controller or error amplifier

Single-stage or multi-stage amplifier

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Controller or error amplifier

Single-stage or Equivalent-input noise sources multi-stage amplifier

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Controller or error amplifier

Single-stage or multi-stage amplifier

Equivalent-input noise sources VI-drive capability

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Controller or error amplifier

Single-stage or multi-stage amplifier

Equivalent-input noise sources VI-drive capability Midband loop gain (contribution)

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Single-stage or multi-stage amplifier

Controller or error amplifier

Equivalent-input noise sources VI-drive capability Midband loop gain (contribution) Loop gain-poles product (contribution)

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Single-stage or multi-stage amplifier

Controller or error amplifier

Equivalent-input noise sources VI-drive capability Midband loop gain (contribution) Loop gain-poles product (contribution) Differential error to loop gain ratio (contribution)

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy Single-stage or multi-stage amplifier

Controller or error amplifier Output resistor

Equivalent-input noise sources VI-drive capability Midband loop gain (contribution) Loop gain-poles product (contribution) Differential error to loop gain ratio (contribution)

Amplifier

Integrating transimpedance cable driver

Antenna



Feedback network

Capacitor Capacitance Accuracy

Single-stage or multi-stage amplifier

Controller or error amplifier **Output resistor**

Equivalent-input noise sources Resistor VI-drive capability Midband loop gain (contribution) Loop gain-poles product (contribution) Differential error to loop gain ratio (contribution)

Amplifier

grating	
simpedance	
le driver	

Antenna



Feedback network

Capacitor Capacitance Accuracy

Single-stage or multi-stage amplifier

Controller or error amplifie

Equivalent-input noise s VI-drive capability Midband loop gain (contribution) Loop gain-poles product (contribution) Differential error to loop gain ratio (contribution)

Amplifier

er	Output resistor	
sources	Resistor	Resistance

Antenna



Feedback network

Capacitor Capacitance Accuracy

Single-stage or multi-stage amplifier

Controller or error amplifie

Equivalent-input noise s VI-drive capability Midband loop gain (cont Loop gain-poles product (contribution) Differential error to loop gain ratio (contribution)

Amplifier

grating	
simpedance	
le driver	

er	Output resistor	
sources	Resistor	Resistance Accuracy
tribution)		

Antenna



Feedback network

Capacitor Capacitance Accuracy

Single-stage or multi-stage amplifier

Controller or error amplifie

Equivalent-input noise s VI-drive capability Midband loop gain (cont Loop gain-poles product (contribution)

Amplifier

grating	(
simpedance	
le driver	١

Gain and output resistance Noise VI-drive capability Midband accuracy Bandwidth Weak nonlinearity

er	Output resistor	
sources	Resistor	Resistance Accuracy
tribution)		_
- (contribut	ion)	

Differential error to loop gain ratio (contribution)

Structured Electronic Design

EE4109 Controller design: **Design considerations**

Anton J.M. Montagne

Input stage:

Input stage: Performance aspect: noise

Input stage: Performance aspect: noise Stage type: CS or balanced

Input stage:

Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages
Input stage:

Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage:

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency

- Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}
- **Output stage:** Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_Q

Single-stage

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_O

Single-stage

Noise and VI-drive can be met with single stage

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_O

Single-stage

Dual-stage

Noise and VI-drive can be met with single stage

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_O

Single-stage

Dual-stage

Noise and VI-drive can be met with single stage

Noise performance can be met

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

- Noise performance can be met
- i-1-th stage can drive i-th stage

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

- Noise performance can be met
- i-1-th stage can drive i-th stage Last stage can drive the load

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

- Noise performance can be met
- i-1-th stage can drive i-th stage Last stage can drive the load

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

Midband loop gain is OK

- Noise performance can be met
- i-1-th stage can drive i-th stage Last stage can drive the load

Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

Midband loop gain is OK Loop gain-poles product is OK

- Noise performance can be met
- i-1-th stage can drive i-th stage Last stage can drive the load



Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

Midband loop gain is OK Loop gain-poles product is OK Diff. error to loop gain ratio is OK

- Noise performance can be met
- i-1-th stage can drive i-th stage Last stage can drive the load



Input stage: Performance aspect: noise Stage type: CS or balanced Best nullor like stage: minimizes noise contributions of other stages Determine design limits for W, L and I_{DS}

Output stage: Performance aspects: VI-drive capability and power efficiency Stage type: complementary parallel CS Best nullor like stage: minimizes distortion contributions of other stages Complementary parallel: improved power efficiency when operating in class AB mode Use smallest $L_{P,N}$, and determine design limits for $W_{P,N}$, $V_{DSP,N}$ and I_{O}

Single-stage

Noise and VI-drive can be met with single stage

Dual-stage

Noise performance can be met

1-st stage can drive 2-nd stage

2-nd stage can drive the load

Midband loop gain is OK Loop gain-poles product is OK Diff. error to loop gain ratio is OK

- Noise performance can be met
- i-1-th stage can drive i-th stage Last stage can drive the load



How much can a stage contribute to the product of the loop gain and the dominant poles ?

How much can a stage contribute to the product of the loop gain and the dominant poles ?

Negative feedback in a stage:

How much can a stage contribute to the product of the loop gain and the dominant poles

Negative feedback in a stage:



P How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage:

Pole splitting may move a pole outside the group of dominant poles

P How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

P How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Resistive broadbanding around a stage:

P How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Resistive broadbanding around a stage:



How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Resistive broadbanding around a stage: Resistive broadbanding may move a pole outside the group of dominant poles



How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Resistive broadbanding around a stage: Resistive broadbanding may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced



How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Resistive broadbanding around a stage: Resistive broadbanding may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Current-driven shorted CS stage (or balanced) has the largest contribution to the LP product



How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Resistive broadbanding around a stage: Resistive broadbanding may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced



Current-driven shorted CS stage (or balanced) has the largest contribution to the LP product

How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Resistive broadbanding around a stage: Resistive broadbanding may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced



Current-driven shorted CS stage (or balanced) has the largest contribution to the LP product

Maximum contribution = f_T

How much can a stage contribute to the product of the loop gain and the dominant poles



Negative feedback in a stage: Pole splitting may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced

Resistive broadbanding around a stage: Resistive broadbanding may move a pole outside the group of dominant poles If so the contribution of the stage to the LP product is reduced



Current-driven shorted CS stage (or balanced) has the largest contribution to the LP product

Maximum contribution = f_T
Biased, current-driven CS-stage with RC load

Biased, current-driven CS-stage with RC load



Biased, current-driven CS-stage with RC load



Local capacitive feedback in the stage

Biased, current-driven CS-stage with RC load



Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:





Small-signal diagram:

Biased, current-driven CS-stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



 $c_{\rm gs}$ increases the sum of the poles: pole-splitting

Biased, current-driven CS-stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



 $c_{\rm gs}$ increases the sum of the poles: pole-splitting

occurs if: $g_m R_\ell \gg 1$

Biased, current-driven CS-stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



 $c_{\rm gs}$ increases the sum of the poles: pole-splitting

occurs if: $g_m R_\ell \gg 1$

product of the poles not affected by c_{gd} if $c_{gd} \ll c_{gs}$ and $c_{gd} \ll C_{\ell}$

Biased, current-driven CS-stage with RC load





Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load





Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load







Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:





Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



Small-signal diagram:



Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



Small-signal diagram:



Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



Small-signal diagram:



Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



Small-signal diagram:



Strong reduction of local capacitive feedback in the stage

Cascode stage is considered a

Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



Small-signal diagram:



Strong reduction of local capacitive feedback in the stage

Cascode stage is considered a CG stage contributes a (non dominant) pole at f_{T}

and unity current gain

Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



Small-signal diagram:



Strong reduction of local capacitive feedback in the stage

Cascode stage is considered a

CG stage contributes a (non dominant) pole at f_{T} and unity current gain

Biased, current-driven CS-stage with RC load

Biased, current-driven cascode stage with RC load



Local capacitive feedback in the stage Small-signal diagram:



Small-signal diagram:



Strong reduction of local capacitive feedback in the stage

Cascode stage is considered a

CG stage contributes a (non dominant) pole at f_{T} and unity current gain

Structured Electronic Design

EE4109 Controller design: Preferred stages

Anton J.M. Montagne

Three-terminal

Three-terminal

Three-terminal



Three-terminal





Three-terminal

inverting CS-CG cascode stage non-inverting CD-CG cascode stage





Three-terminal

inverting CS-CG cascode stage



non-inverting CD-CG cascode stage





Three-terminal











Three-terminal

inverting CS-CG cascode stage











Four-terminal

Three-terminal

inverting CS-CG cascode stage non-inverting CD-CG cascode stage









 $g_m = g_{m_1}$ $c_i = c_{gs_1} + c_{gd_1}$ $c_o = c_{gd_2} + c_{db_2}$ Current driven: $r_o = (1 + g_{m_1} r_{o_1}) r_{o_2}$

Four-terminal

differential pair cascode stage

Three-terminal

inverting CS-CG cascode stage











Four-terminal

differential pair cascode stage



Three-terminal

inverting CS-CG cascode stage











Four-terminal

differential pair cascode stage





Three-terminal

inverting CS-CG cascode stage









$$g_m = g_{m_1}$$

Four-terminal

differential pair cascode stage





Three-terminal

inverting CS-CG cascode stage non-inverting CD-CG cascode stage









 $g_m = g_{m_1} \quad c_i = c_{gs_1} + c_{gd_1}$

Four-terminal

differential pair cascode stage





Three-terminal

inverting CS-CG cascode stage non-inverting CD-CG cascode stage









 $g_m = g_{m_1}$ $c_i = c_{gs_1} + c_{gd_1}$ $c_o = c_{gd_2} + c_{db_2}$

Four-terminal

differential pair cascode stage




Uni-lateral stages with maximum LP product contribution

Three-terminal

inverting CS-CG cascode stage non-inverting CD-CG cascode stage









 $g_m = g_{m_1}$ $c_i = c_{gs_1} + c_{gd_1}$ $c_o = c_{gd_2} + c_{db_2}$ Current driven:

Four-terminal

differential pair cascode stage





Uni-lateral stages with maximum LP product contribution

Three-terminal

inverting CS-CG cascode stage non-inverting CD-CG cascode stage









 $g_m = g_{m_1}$ $c_i = c_{gs_1} + c_{gd_1}$ $c_o = c_{gd_2} + c_{db_2}$ Current driven: $r_o = (1 + g_{m_1} r_{o_1}) r_{o_2}$

Four-terminal

differential pair cascode stage





Uni-lateral stages with maximum LP product contribution

Three-terminal

inverting CS-CG cascode stage non-inverting CD-CG cascode stage









 $g_m = g_{m_1}$ $c_i = c_{gs_1} + c_{gd_1}$ $c_o = c_{gd_2} + c_{db_2}$ Current driven: $r_o = (1 + g_{m_1} r_{o_1}) r_{o_2}$

Four-terminal

differential pair cascode stage





Rough estimation based upon required bandwidth:

Rough estimation based upon required bandwidth:

 $LP_1 = single-stage LP product$

Rough estimation based upon required bandwidth:

 $LP_1 = single-stage LP product$

 f_{H} = required minimum value of the low-pass cut-off freqency of servo function

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:

 $f_H = \sqrt[n+m]{f_T^n L P_1}$

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:

Solution:

 $f_H = \sqrt[n+m]{f_T^n L P_1}$

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:

$$f_H = \sqrt[n+m]{f_T^n L P_1}$$

Solution:

$$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$$

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- $f_{\rm H}$ = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:	Solution:
$f_H = \sqrt[n+m]{f_T^n L P_1}$	$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$

What if the bandwidth is large enough and the number of stages is based upon the VI drive capability or the weak distortion?

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:	Solution:
$f_H = \sqrt[n+m]{f_T^n L P_1}$	$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$

What if the bandwidth is large enough and the number of stages is based upon the VI drive capability or the weak distortion?

IF:

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:	Solution:
$f_H = \sqrt[n+m]{f_T^n L P_1}$	$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$

What if the bandwidth is large enough and the number of stages is based upon the VI drive capability or the weak distortion?

IF: Frequency compensation necessary and possible (without adversely affecting drive capability and distortion):

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:	Solution:
$f_H = \sqrt[n+m]{f_T^n L P_1}$	$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$

What if the bandwidth is large enough and the number of stages is based upon the VI drive capability or the weak distortion?

IF: Frequency compensation necessary and possible (without adversely affecting drive capability and distortion):

THEN:

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:	Solution:
$f_H = \sqrt[n+m]{f_T^n L P_1}$	$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$

What if the bandwidth is large enough and the number of stages is based upon the VI drive capability or the weak distortion?

- IF: Frequency compensation necessary and possible (without adversely affecting drive capability and distortion):
- Do frequency compensation THEN:

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:	Solution:
$f_H = \sqrt[n+m]{f_T^n L P_1}$	$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$

What if the bandwidth is large enough and the number of stages is based upon the VI drive capability or the weak distortion?

- IF: Frequency compensation necessary and possible (without adversely affecting drive capability and distortion):
- Do frequency compensation THEN:

ELSE:

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:	Solution:
$f_H = \sqrt[n+m]{f_T^n L P_1}$	$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$

What if the bandwidth is large enough and the number of stages is based upon the VI drive capability or the weak distortion?

- IF: Frequency compensation necessary and possible (without adversely affecting drive capability and distortion):
- Do frequency compensation THEN:
- Design cascade connection of two amplifiers ELSE:

Rough estimation based upon required bandwidth:

- $LP_1 = single-stage LP product$
- f_{H} = required minimum value of the low-pass cut-off freqency of servo function
- m = number of dominant poles of single-stage solution
- n = minimum number of stages that need to be added to achieve f_H

Design equation:	Solution:
$f_H = \sqrt[n+m]{f_T^n L P_1}$	$n = \frac{m \log f_H - \log LP_1}{\log \frac{f_T}{f_H}}$

What if the bandwidth is large enough and the number of stages is based upon the VI drive capability or the weak distortion?

- IF: Frequency compensation necessary and possible (without adversely affecting drive capability and distortion):
- Do frequency compensation THEN:
- ELSE: Design cascade connection of two amplifiers

Structured Electronic Design

EE4109 Controller design: Interconnection of stages

Anton J.M. Montagne

Proper cascade connection

(c) 2019 A.J.M. Montagne 132

Proper cascade connection



Proper cascade connection



Examples two-stage controllers

Proper cascade connection



Examples two-stage controllers



Proper cascade connection



Examples two-stage controllers



No port isolation. Can only be used in combination with a transformer connected to one of the ports.

Proper cascade connection



Examples two-stage controllers



No port isolation. Can only be used in combination with a transformer connected to one of the ports.

Proper cascade connection



Examples two-stage controllers





No port isolation.

Can only be used in combination with a transformer connected to one of the ports.

Proper cascade connection



Examples two-stage controllers







No port isolation.

Can only be used in combination with a transformer connected to one of the ports.

Proper cascade connection



Examples two-stage controllers







No port isolation.

Can only be used in combination with a transformer connected to one of the ports.

Two-stage controller with anti-series output stage.

Proper cascade connection



Examples two-stage controllers







No port isolation.

Can only be used in combination with a transformer connected to one of the ports.

Two-stage controller with anti-series output stage.



Proper cascade connection



Examples two-stage controllers







No port isolation.

Can only be used in combination with a transformer connected to one of the ports.

Two-stage controller with anti-series output stage.



Two-stage controller with anti-series input stage. A push-pull stage can be used for the second stage.

Proper cascade connection



Examples two-stage controllers







No port isolation.

Can only be used in combination with a transformer connected to one of the ports.

Simple two-transistor controller. Input current of the second stage flows through the external network.

Two-stage controller with anti-series output stage.



Two-stage controller with anti-series input stage. A push-pull stage can be used for the second stage.



Proper cascade connection



Examples two-stage controllers







No port isolation.

Can only be used in combination with a transformer connected to one of the ports.

Simple two-transistor controller. Input current of the second stage flows through the external network.

Two-stage controller with anti-series output stage.



Two-stage controller with anti-series input stage. A push-pull stage can be used for the second stage.



Fully balanced two-stage controller.
Proper cascade connection



Examples two-stage controllers







No port isolation.

Can only be used in combination with a transformer connected to one of the ports.

Simple two-transistor controller. Input current of the second stage flows through the external network.

Two-stage controller with anti-series output stage.



Two-stage controller with anti-series input stage. A push-pull stage can be used for the second stage.



Fully balanced two-stage controller.

Interconnection of stages Four terminal controller options

Four terminal controller options

Four terminal controller options



Four terminal controller options





Four terminal controller options





Four terminal controller options



Four terminal controller options



Four terminal controller options



Four terminal controller options





Four terminal controller options











Internal ground connection:



Internal ground connection: Two-port conditions no longer valid.



Internal ground connection: Two-port conditions no longer valid. Ideal gain may differ from asymptotic gain



Internal ground connection: Two-port conditions no longer valid. Ideal gain may differ from asymptotic gain Controller may not longer behave as a nullor for infinite loop gain



Internal ground connection: Two-port conditions no longer valid. Ideal gain may differ from asymptotic gain



- Controller may not longer behave as a nullor for infinite loop gain



Internal ground connection: Two-port conditions no longer valid. Ideal gain may differ from asymptotic gain



- Controller may not longer behave as a nullor for infinite loop gain

Nonzero common-mode transfer:



Internal ground connection: Two-port conditions no longer valid. Ideal gain may differ from asymptotic gain



- Controller may not longer behave as a nullor for infinite loop gain

Nonzero common-mode transfer: Possible limitation of the CMRR



Internal ground connection: Two-port conditions no longer valid. Ideal gain may differ from asymptotic gain



- Controller may not longer behave as a nullor for infinite loop gain

Nonzero common-mode transfer:

- Possible limitation of the CMRR
- If a common-mode signal is converted into a differential mode signal



Internal ground connection: Two-port conditions no longer valid. Ideal gain may differ from asymptotic gain



- Controller may not longer behave as a nullor for infinite loop gain

Nonzero common-mode transfer:

- Possible limitation of the CMRR
- If a common-mode signal is converted into a differential mode signal