Structured Electronic Design

Principle of amplification and a formal approach to biasing

Anton J.M. Montagne





Signal values at the load should have a unique correspondence with those of the source



Signal values at the load should have a unique correspondence with those of the source The avalaible power at the output of the amplifier should exceed that of the source



Signal values at the load should have a unique correspondence with those of the source The avalaible power at the output of the amplifier should exceed that of the source













Only drain current if:





Only drain current if:

nonzero drain-source voltage





Only drain current if:

nonzero drain-source voltage

gate-source voltage exceeds the threshold voltage





Only drain current if:

nonzero drain-source voltage

gate-source voltage exceeds the threshold voltage



Zero-signal operating point:



Only drain current if:

nonzero drain-source voltage

gate-source voltage exceeds the threshold voltage



Zero-signal operating point: $V_{GS} = 0 \quad V_{DS} = 0$ $I_{GS} = 0 \qquad I_{DS} = 0$



Only drain current if:

nonzero drain-source voltage

gate-source voltage exceeds the threshold voltage

No load signal



Zero-signal operating point: $V_{GS} = 0 \quad V_{DS} = 0$ $I_{GS} = 0 \qquad I_{DS} = 0$



Only drain current if:

nonzero drain-source voltage

gate-source voltage exceeds the threshold voltage

No load signal



Zero-signal operating point: $V_{GS} = 0 \quad V_{DS} = 0$ $I_{GS} = 0 \qquad I_{DS} = 0$













Load signal if the source voltage exceeds the threshold voltage





Load signal if the source voltage exceeds the threshold voltage No unique correspondence between source and load signal values





Load signal if the source voltage exceeds the threshold voltage No unique correspondence between source and load signal values















Load signal for all values of the source signal if: $V_{GS} + v_s > V_{th}$ (threshold voltage)





Load signal for all values of the source signal if: $V_{GS} + v_s > V_{th}$ (threshold voltage) Unique correspondence between the source voltage and the load voltage





Load signal for all values of the source signal if: $V_{GS} + v_s > V_{th}$ (threshold voltage) Unique correspondence between the source voltage and the load voltage I_{GS} and I_{DS} bias currents flow through the source and the load





Load signal for all values of the source signal if: $V_{GS} + v_s > V_{th}$ (threshold voltage)

 I_{GS} and I_{DS} bias currents flow through the source and the load



Unique correspondence between the source voltage and the load voltage











No bias currents flow through the source and the load



No bias currents flow through the source and the load $(v_s,v_\ell),\,(v_s,i_\ell),\,(i_s,v_\ell),\,(i_s,i_\ell)$ characteristics pass through the origin



No bias currents flow through the source and the load $(v_s,v_\ell),\,(v_s,i_\ell),\,(i_s,v_\ell),\,(i_s,i_\ell)$ characteristics pass through the origin











Linearization in the operating point:



Linearization in the operating point:



Maximum available power gain of a unilateral linear resistive two-port:

Linearization in the operating point:



Maximum available power gain of a unilateral linear resistive two-port:

$$P_{av,\max} = \frac{1}{4AD}$$

Linearization in the operating point:



Maximum available power gain of a unilateral linear resistive two-port:

$$P_{av,\max} = \frac{1}{4AD}$$