### **Structured Electronic Design**

Balancing: differential pair

Anton J.M. Montagne









Anti-series biased CS stages



Anti-series biased CS stages





Anti-series biased CS stages



Four-terminal stage with improved port isolation



Anti-series biased CS stages



Four-terminal stage with improved port isolation





Anti-series biased CS stages



Four-terminal stage with improved port isolation



#### Common-mode voltage at one port has to be defined in the application



Anti-series biased CS stages



Four-terminal stage with improved port isolation



Common-mode voltage at one port has to be defined in the application

Common-mode voltage at the other port defined by CM bias sources and device characteristics



Anti-series biased CS stages



Four-terminal stage with improved port isolation



Common-mode voltage at one port has to be defined in the application

Common-mode voltage at the other port defined by CM bias sources and device characteristics





Common-mode voltages fixed by V1 and V2



Common-mode voltages fixed by V1 and V2

Relative differential output current





Common-mode voltages fixed by V1 and V2

Relative differential output current

Odd characteristic





Common-mode voltages fixed by V1 and V2

**Relative differential** output current

Odd characteristic

Increasing linearity with inversion coefficient





Common-mode voltages fixed by V1 and V2

Relative differential output current

Odd characteristic

Increasing linearity with inversion coefficient



Common-mode source voltage



Common-mode voltages fixed by V1 and V2

Relative differential output current

Odd characteristic

Increasing linearity with inversion coefficient



Common-mode source voltage

Even characteristic



Common-mode voltages fixed by V1 and V2

Relative differential output current

Odd characteristic

Increasing linearity with inversion coefficient



Common-mode source voltage

Even characteristic



Behavioral modifications resulting from (anti)series connection of linear two-ports



#### Small-signal diagram differential pair

**Behavioral modifications** resulting from (anti)series connection of linear two-ports



Small-signal diagram differential pair



**Behavioral modifications** resulting from (anti)series connection of linear two-ports



Small-signal diagram differential pair



#### Equivalent small-signal diagram in quiescent operating point

**Behavioral modifications** resulting from (anti)series connection of linear two-ports



Small-signal diagram differential pair



#### Equivalent small-signal diagram in quiescent operating point



**Behavioral modifications** resulting from (anti)series connection of linear two-ports



Small-signal diagram differential pair



#### Equivalent small-signal diagram in quiescent operating point



 $c_{gs}, c_{gd}, g_m$  and  $r_o$  are the small-signal parameters of the CS stage.

**Behavioral modifications** resulting from (anti)series connection of linear two-ports



Small-signal diagram differential pair



#### Equivalent small-signal diagram in quiescent operating point



 $c_{gs}, c_{gd}, g_m$  and  $r_o$  are the small-signal parameters of the CS stage.







Behavioral modifications resulting from (anti)-series connection of linear two-ports



**Result:** 

Behavioral modifications resulting from (anti)-series connection of linear two-ports



#### Result:

 $S_v = S_{Vn1} + S_{Vn2}$ 

Behavioral modifications resulting from (anti)-series connection of linear two-ports



#### Result:

$$S_v = S_{Vn1} + S_{Vn2} \\ S_i = \frac{1}{4} \left( S_{In1} + S_{In2} \right)$$

Behavioral modifications resulting from (anti)-series connection of linear two-ports





Result:

$$S_{v} = S_{Vn1} + S_{Vn2}$$
  
$$S_{i} = \frac{1}{4} \left( S_{In1} + S_{In2} \right)$$

Conclusion:

Behavioral modifications resulting from (anti)-series connection of linear two-ports





Result:

$$S_{v} = S_{Vn1} + S_{Vn2}$$
$$S_{i} = \frac{1}{4} \left( S_{In1} + S_{In2} \right)$$

Conclusion: Equivalent input noise sources of a differentail pair equal those of of a single CS stage if:

Behavioral modifications resulting from (anti)-series connection of linear two-ports





**Result**:

$$S_{v} = S_{Vn1} + S_{Vn2}$$
$$S_{i} = \frac{1}{4} \left( S_{In1} + S_{In2} \right)$$

Conclusion: equal those of of a single CS stage if:

single CS stage

- Equivalent input noise sources of a differentail pair
  - Width and drain current of the transistors of the differential pair are twice as large as those of the

Behavioral modifications resulting from (anti)-series connection of linear two-ports





**Result**:

$$S_{v} = S_{Vn1} + S_{Vn2}$$
  
$$S_{i} = \frac{1}{4} \left( S_{In1} + S_{In2} \right)$$

Conclusion: equal those of of a single CS stage if:

single CS stage

Same performance: 4x more area, 4x more current

- Equivalent input noise sources of a differentail pair
  - Width and drain current of the transistors of the differential pair are twice as large as those of the

Behavioral modifications resulting from (anti)-series connection of linear two-ports





**Result**:

$$S_{v} = S_{Vn1} + S_{Vn2}$$
  
$$S_{i} = \frac{1}{4} \left( S_{In1} + S_{In2} \right)$$

Conclusion: equal those of of a single CS stage if:

single CS stage

Same performance: 4x more area, 4x more current

- Equivalent input noise sources of a differentail pair
  - Width and drain current of the transistors of the differential pair are twice as large as those of the

## Differential pair SLiCAP model

#### LTspice symbol: SLXMD



W, L and ID of the constituting transistors

SLiCAP subcircuits for this symbol: CMOS18ND CMOS18PD

