Structured Electronic Design

CS stage
Introduction

Anton J.M. Montagne

CS stage static and dynamic behavior

Study behavior

Find design parameters for performance aspects



biased stage



static voltage drive capability



static current drive capability



small-signal model



small-signal source-to-load transfer

small-signal transimpedance



small-signal current gain

dynamic voltage drive capability



small-signal voltage driven

CS introduction



CS introduction



No bias currents flow through the source and the load

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin



Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin



common-source (MOST, JFET)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin



common-source (MOST, JFET)

common-emitter (BJT)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

MOS design parameters



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

MOS design parameters



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

MOS design parameters



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

MOS design parameters



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

MOS design parameters



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

MOS design parameters



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

MOS design parameters



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

🧐 Why is the CS stage the *basic* MOS amplifier stage?

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

MOS design parameters



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

Why is the CS stage the *basic* MOS amplifier stage?

Small-signal T1 matrix parameters have their smallest values
when compared to other stages, such as the CG and the CD stage

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

- Why is the CS stage the *basic* MOS amplifier stage?
  - Small-signal T1 matrix parameters have their smallest values when compared to other stages, such as the CG and the CD stage
  - This makes it the best possible single-stage approximation of a nullor: the ideal controller for negative feedback amplifiers

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

- Why is the CS stage the *basic* MOS amplifier stage?
  - Small-signal T1 matrix parameters have their smallest values when compared to other stages, such as the CG and the CD stage
  - This makes it the best possible single-stage approximation of a nullor: the ideal controller for negative feedback amplifiers
  - As a matter of fact, we will see that the CG and the CC stage can be considered as feedback stages that have a CS stage as controller

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

- Why is the CS stage the *basic* MOS amplifier stage?
  - Small-signal T1 matrix parameters have their smallest values when compared to other stages, such as the CG and the CD stage
  - This makes it the best possible single-stage approximation of a nullor: the ideal controller for negative feedback amplifiers
  - As a matter of fact, we will see that the CG and the CC stage can be considered as feedback stages that have a CS stage as controller
  - The performance of feedback stages will be related to that of the CS stage considering the error reduction capabilities of negative feedback

CS introduction



No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin



common-source (MOST, JFET)

common-emitter (BJT)

common-cathode (Vacuum tubes)

Biased CS (MOST, JFET), CE (BJT) or CC (triode, pentode) stage

No bias currents flow through the source and the load

(v_s, v_ℓ), (v_s, i_ℓ), (i_s, v_ℓ), (i_s, i_ℓ) characteristics pass through the origin

- Why is the CS stage the *basic* MOS amplifier stage?
  - Small-signal T1 matrix parameters have their smallest values when compared to other stages, such as the CG and the CD stage
  - This makes it the best possible single-stage approximation of a nullor: the ideal controller for negative feedback amplifiers
  - As a matter of fact, we will see that the CG and the CC stage can be considered as feedback stages that have a CS stage as controller
  - The performance of feedback stages will be related to that of the CS stage considering the error reduction capabilities of negative feedback

CS introduction

- 🤨 So we only need to study the CS stage in detail?

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response
- Design?

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response
- Design?
  - Channel width

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response
- Design?
  - Channel width
  - Channel length

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response
- Design?
  - Channel width
  - Channel length
  - Number of sections

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response
- Design?
  - Channel width
  - Channel length
  - Number of sections
  - Operating current and voltage

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response
- Design?
  - Channel width
  - Channel length
  - Number of sections
  - Operating current and voltage

- Can these performance aspects be designed independently?

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response
- Design?
  - Channel width
  - Channel length
  - Number of sections
  - Operating current and voltage

- Can these performance aspects be designed independently?
- Not in a single CS stage, but later we will present a design method that facilitates orthogonal design of the performance aspects of amplifiers.

CS introduction

- So we only need to study the CS stage in detail?
- Yes, the behavior of other stages will be derived from that of the CS stage.
- What do we need to know about the CS stage?
- We need to know in which way and to what extend its performance can be affected by design.

- Performance?
  - Voltage and current drive capability
  - Noise performance
  - Temperature dependency
  - Bandwidth and frequency response
- Design?
  - Channel width
  - Channel length
  - Number of sections
  - Operating current and voltage

- Can these performance aspects be designed independently?
- Not in a single CS stage, but later we will present a design method that facilitates orthogonal design of the performance aspects of amplifiers.