




# EE3C11: Structured Electronic Design

## My First Voltage Amplifier

### Design example EE3C11





```
Checking circuit: myFirstVampCompensated.  
No errors found!
```





GAIN  
DC value = 9.189e+01

Poles:	RealPart	ImagPart
p_1	-7.8738e+05	0
p_2	-1.6015e+06	1.9166e+06
p_3	-1.6015e+06	-1.9166e+06
p_4	-1.9604e+07	0
p_5	-2.383e+07	0
p_6	-5.0504e+08	0


Zeros:	RealPart	ImagPart	Frequency	Q
z_1	-1.061e+07	0	1.061e+07	
z_2	-3.9963e+07	0	3.9963e+07	
z_3	-8.0941e+08	-7.4266e+08	1.0985e+09	0.6785
z_4	-8.0941e+08	7.4266e+08	1.0985e+09	0.6785



```
.model OPA211_A0 OV
+ cd = 8p ; differential-mode input capacitance
+ gd = 50u ; differential-mode input conductance
+ cc = 2p ; common-mode input capacitance
+ av = {A_0*(1+s/2/PI/40M)/(1+s/2/PI/120)/(1+s/2/PI/20)
+ zo = {3.6k/(1+s*3.6k*8u) + 0.7 + s*900n*60/(60+s*900n)
```



# Application and initial specification



Signal source: voltage, mean value=0, max. deviation  $\pm 25\text{mV}_\text{p}$

Source impedance: resistive, about 600 Ohm

Load: voltage mean value = 2.5V max. deviation  $\pm 2.25\text{V}_\text{p}$

Load impedance: capacitive, up to 3.4nF

Small-signal bandwidth: 100Hz ... 500kHz

Full-power bandwidth:  $\geq 100\text{kHz}$

Noise figure < 3dB

Supply voltage: 5V

Operating temperature: room temperature

# Engineering characteristics

## Amplifier performance requirements

P1 Input impedance	>> 600 Ohm
P2 Input voltage	50 mV <sub>pp</sub>
P3 Load capacitance	3400 pF
P4 Quiescent load voltage	2.5 V <sub>DC</sub>
P5 Load signal voltage	4.5 V <sub>pp</sub>
P6 Rate of change output voltage	>=1.41 V/us
P7 Noise figure @ 600 Ohm	<= 3 dB
P8 Small-signal bandwidth	100Hz ... 500kHz
P9 Gain and bias inaccuracy	<= 3%

## Cost factors

C1 Power supply voltage	5 V <sub>DC</sub>
-------------------------	-------------------


## Environmental conditions

E1 Operating temperature	20 deg. Celsius
--------------------------	-----------------

# Design of amplifier configuration

Voltage transfer independent of source and load impedance.

$$A_v = \frac{V_\ell}{V_s} = \frac{4.5}{0.05} = 90$$



$$A = \frac{1}{A_v}, \quad B = 0, \quad C = 0, \quad D = 0$$


Amplifier concept for establishing a nonzero value for A only

Best performance with nonenergic feedback

Wide-band transformer expensive

Passive feedback configuration

Feedback network increases noise and power losses of controller



Nonzero value for A:  
Parallel sensing  
Zero output impedance  
Series comparison  
Infinite input impedance


# Noise design

Find and solve design equations for elements that contribute to the noise

1. Feedback resistors

2. Controller equivalent input noise sources

Noise model:



$$S_{v_{tot}} = 4kT(R_s + R_a||R_b) + S_{V_n} + S_{I_n}(R_s + R_a||R_b)^2$$

Noise figure of 3dB:

$$S_{v_{tot}} = 8kTR_s$$

Show stopper values:

$$R_a||R_b < R_s \quad 600\Omega$$

$$S_{V_n} < 4kTR_s \quad 3.15 \frac{\text{nV}}{\sqrt{\text{Hz}}}$$

$$S_{I_n} < \frac{4kT}{R_s} \quad 5.25 \frac{\text{pA}}{\sqrt{\text{Hz}}}$$

# Voltage and current drive capability

# Voltage and current drive capability

## Load drive requirements

Load signal voltage:  $4.5V_{pp}$

Maximum rate of change @ 100kHz sine wave,  $4.5V_{pp}$ :  $1.41 V/\mu s$

Maximum load current @ 100kHz sine wave,  $4.5V_{pp}$ ,  $3.4nF$ :  $4.8mA$

Quiescent output voltage:  $2.5V$

## Supply requirements

Supply voltage:  $5V$

No power consumption requirements

Biasing errors take a part of the budget for the total voltage drop

Biasing concept with AC coupling


As presented in Chapter 9

## OpAmp requirements


Supply voltage:  $5V$

Current drive capability:  $> 4.8mA + \text{current through feedback network}$

Output saturation source/sink:  $< 0.25V - \text{total output biasing error voltage}$



# Biasing errors




Contributions to biasing errors:

- Supply voltage tolerance
- Resistor tolerances
- Bias current OpAmp
- Offset current OpAmp
- Offset voltage OpAmp

Interaction with other performance aspects:

- Noise:  $R_c \gg R_s, \frac{1}{2\pi f C_C} \ll R_s$
- Bandwidth:  $\frac{1}{2\pi f_{\text{low}} C_A} \leq R_b$
- Accuracy:  $R_c \gg R_s$
- PSRR:  $\frac{1}{2\pi f_{\text{low}} C_B} \leq (R_b || R_a)$

# Biasing errors



Simplified result:  $R_c \gg \frac{R_{B1}R_{B2}}{R_{B1}+R_{B2}}$


$$\begin{aligned} \sigma_{Vout}^2 = & 2\sigma_r^2 \left( \frac{V_s}{R_{B1} + R_{B2}} \right)^2 \left( \frac{R_{B1}R_{B2}}{R_{B1} + R_{B2}} \right)^2 \\ & + \sigma_v^2 V_{\text{supply}}^2 \left( \frac{R_{B2}}{R_{B1} + R_{B2}} \right)^2 \\ & + v_{off}^2 \\ & + i_{off}^2 (R_c + R_a)^2 \\ & + \sigma_{Ib}^2 I_b^2 (R_c - R_a)^2 \\ & + \sigma_r^2 I_b^2 (R_c^2 + R_a^2) \end{aligned}$$

# Bandwidth design

Determination of the required GB product of the OpAmp

Use the simplest model that provides this information:


$$A_v = \frac{A_0}{1 + s \frac{A_0}{2\pi \text{GB}}}$$



# Bandwidth design

## Evaluation of loop gain-poles product

$$A_v = \frac{A_0}{1+s\frac{A_0}{2\pi GB}}$$



$$L = -\frac{R_b}{R_a + R_b} \frac{A_0}{1+s\frac{A_0}{2\pi GB}}$$

$$LP_1 = GB \frac{R_b}{R_a + R_b} [\text{Hz}]$$

Achievable bandwidth B equals LP product:

$$GB \geq \frac{R_a + R_b}{R_b} B [\text{Hz}]$$

$$GB \geq 45 \text{ MHz}$$