


Structured Electronic Design

Common Drain Stage


Anton J.M. Montagne








Nonenergic feedback stage:




Nonenergic feedback stage:

Voltage follower: A = +1, B, C, D as CS stage (noninverting)




Nonenergic feedback stage:

Voltage follower: A = +1, B, C, D as CS stage (noninverting) Input series feedback (voltage comparison)



Nonenergic feedback stage:

Voltage follower: A = +1, B, C, D as CS stage (noninverting) Input series feedback (voltage comparison) Output parallel (shunt) feedback (voltage sensing)




Nonenergic feedback stage:

Voltage follower: A = +1, B, C, D as CS stage (noninverting) Input series feedback (voltage comparison) Output parallel (shunt) feedback (voltage sensing)

Poll:

- Q: The input impedance of the CD stage is larger than that of the CS stage
 - 1: True
 - 2: False
 - 3: Depends on the load impedance




Nonenergic feedback stage:

Voltage follower: A = +1, B, C, D as CS stage (noninverting) Input series feedback (voltage comparison) Output parallel (shunt) feedback (voltage sensing)

| Poll: | Poll: |
|--|------------------|
| Q: The input impedance of the CD stage | Q: The output im |
| is larger than that of the CS stage | is smaller tha |
| 1: True | 1: True |
| 2: False | 2: False |
| 3: Depends on the load impedance | 3: Depends o |

mpedance of the CD stage an that of the CS stage

on the source impedance




Nonenergic feedback stage:


Voltage follower: A = +1, B, C, D as CS stage (noninverting) Input series feedback (voltage comparison) Output parallel (shunt) feedback (voltage sensing)


| Poll: Q: The input impedance of the CD stage is larger than that of the CS stage | Poll: Q: The output in is smaller tha |
|--|---|
| 1: True | 1: True |
| 2: False | 2: False |
| 3: Depends on the load impedance | 3: Depends o |

mpedance of the CD stage an that of the CS stage


on the source impedance








Behavioral modifications w.r.t. CS stage are a result of negative feedback:




Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:



Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergic feedback:

The equivalent input noise sources of the CD stage equal those of the CS stage




Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergic feedback:

The equivalent input noise sources of the CD stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage




Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:

The equivalent input noise sources of the CD stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:


The equivalent input noise sources of the CD stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain

If terminated with a relatively low impedance or shorted, the output shunt feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage

stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:

The equivalent input noise sources of the CD stage equal those of the CS stage


The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain

If terminated with a relatively low impedance or shorted, the output shunt feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage

If driven from a high impedance or if the input is left open, the input series comparison is not effective (low loop gain) and the output impedance approximates that of the CS stage

stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:


The equivalent input noise sources of the CD stage equal those of the CS stage


The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain


If terminated with a relatively low impedance or shorted, the output shunt feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage

If driven from a high impedance or if the input is left open, the input series comparison is not effective (low loop gain) and the output impedance approximates that of the CS stage






Ideal gain:



Ideal gain:


Gain if controller is replaced with a nullor:




Ideal gain:

Gain if controller is replaced with a nullor:

$$\frac{V_{\ell}}{V_s} = 1$$







Ideal gain:

Gain if controller is replaced with a nullor:

$$\frac{V_{\ell}}{V_s} = 1$$




Asymptotic gain:



Ideal gain:


Gain if controller is replaced with a nullor:

$$\frac{V_{\ell}}{V_s} = 1$$



Asymptotic gain:


Gain if controller is loop gain reference is replaced with a nullor:



Ideal gain:

Gain if controller is replaced with a nullor:


$$\frac{V_{\ell}}{V_s} = 1$$



Asymptotic gain:

Gain if controller is loop gain reference is replaced with a nullor:


$$\frac{V_{\ell}}{V_s} = \frac{1}{1 + sR_sc_{gd}}$$



Ideal gain:

Gain if controller is replaced with a nullor:


$$\frac{V_{\ell}}{V_s} = 1$$




Asymptotic gain:


Gain if controller is loop gain reference is replaced with a nullor:

$$\frac{V_{\ell}}{V_s} = \frac{1}{1 + sR_sc_{gd}}$$







Loop gain:



Loop gain:


$$L = g_m \frac{V_i}{I_c}$$








Loop gain:

$$L = g_m \frac{V_i}{I_c}$$











Simplified diagram:





Loop gain:

$$L = g_m \frac{V_i}{I_c}$$

Simplified diagram:









Loop gain:


$$L = g_m \frac{V_i}{I_c}$$

Simplified diagram:

Loop gain drops if:








Loop gain:


$$L = g_m \frac{V_i}{I_c}$$


Simplified diagram:

Loop gain drops if:

Load resistance decreases








Loop gain:


$$L = g_m \frac{V_i}{I_c}$$


Simplified diagram:

Loop gain drops if:

Load resistance decreases Load capacitance increases









Loop gain:


$$L = g_m \frac{V_i}{I_c}$$

Simplified diagram:

- Loop gain drops if:
 - Load resistance decreases Load capacitance increases Source resistance increases








Loop gain:


$$L = g_m \frac{V_i}{I_c}$$

Simplified diagram:

- Loop gain drops if:
 - Load resistance decreases Load capacitance increases Source resistance increases



Poll: How many zeros? 1:12:2 3: 3




Loop gain:


$$L = g_m \frac{V_i}{I_c}$$


Simplified diagram:

- Loop gain drops if:
 - Load resistance decreases Load capacitance increases Source resistance increases




Poll: How many zeros? 1:1 2:2 3: 3







 $c_{gd} \ll c_{gs}$





 $c_{gd} \ll c_{gs}$ $c_{gd} \ll C'_{\ell}$





 $c_{gd} \ll c_{gs}$ $c_{gd} \ll C'_{\ell}$ $L_{DC} = -g_m R'_{\ell}$

















Bandwidth follows from LP product (dominant poles only)





$$L_{DC} = -g_m R'_{\ell}$$
 $L_{DCmax} = -\frac{1}{n-1+\frac{1}{\mu}}$

Two poles Bandwidth follows from LP product (dominant poles only) Two dominant poles: peaking or instability possible




 $c_{gd} \ll c_{gs}$ $c_{gd} \ll C'_{\ell}$

 $L_{DC} = -g_m R'_\ell \qquad L_{DC\max} = -\frac{1}{n-1+\frac{1}{\mu}}$

Two poles

Bandwidth follows from LP product (dominant poles only) Two dominant poles: peaking or instability possible

 c_{gd} estabishes a phantom zero frequency can be changed (reduced) with external capacitor



 $c_{gd} \ll c_{gs}$ $c_{gd} \ll C'_{\ell}$

 $L_{DC} = -g_m R'_{\ell}$ $L_{DCmax} = -\frac{1}{n-1+\frac{1}{\mu}}$

Two poles

Bandwidth follows from LP product (dominant poles only) Two dominant poles: peaking or instability possible

 c_{gd} estabishes a phantom zero frequency can be changed (reduced) with external capacitor

CD stage: SLiCAP example

