Structured Electronic Design

Common Gate Stage

Anton J.M. Montagne





Nonenergic feedback stage:



Nonenergic feedback stage:

Current follower: D = +1, A, B, C as CS stage (noninverting)





Nonenergic feedback stage:

Current follower: D = +1, A, B, C as CS stage (noninverting) Input parallel (shunt) feedback (current comparison)



Nonenergic feedback stage:

Current follower: D = +1, A, B, C as CS stage (noninverting) Input parallel (shunt) feedback (current comparison) Output series feedback (current sensing)





Nonenergic feedback stage:

Current follower: D = +1, A, B, C as CS stage (noninverting) Input parallel (shunt) feedback (current comparison) Output series feedback (current sensing)







Behavioral modifications w.r.t. CS stage are a result of negative feedback:



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:

The equivalent input noise sources of the CG stage equal those of the CS stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:

The equivalent input noise sources of the CG stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:

The equivalent input noise sources of the CG stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:

The equivalent input noise sources of the CG stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain

If terminated with a relatively high impedance or left open, the output series feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:

The equivalent input noise sources of the CG stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain

If terminated with a relatively high impedance or left open, the output series feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage

If driven from a low impedance or if the input is shorted, the input parallel comparison is not effective (low loop gain) and the output impedance approximates that of the CS stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback: Nonenergic feedback:

The equivalent input noise sources of the CG stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain

If terminated with a relatively high impedance or left open, the output series feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage

If driven from a low impedance or if the input is shorted, the input parallel comparison is not effective (low loop gain) and the output impedance approximates that of the CS stage





Ideal gain:



Ideal gain:

Gain if controller is replaced with a nullor:

Ideal gain:

Gain if controller is replaced with a nullor:

$$\frac{I_{\ell}}{I_s} = 1$$

Ideal gain:

Gain if controller is replaced with a nullor:

$$\frac{I_{\ell}}{I_s} = 1$$

Asymptotic gain:

Ideal gain:

Gain if controller is replaced with a nullor:

$$\frac{I_{\ell}}{I_s} = 1$$

Asymptotic gain:

Gain if controller is loop gain reference is replaced with a nullor:

Ideal gain:

Gain if controller is replaced with a nullor:

$$\frac{I_{\ell}}{I_s} = 1$$

 $I_s \uparrow \bigcirc Z_s \bigcirc Z_\ell \bigcirc Z_\ell$

Asymptotic gain:

Gain if controller is loop gain reference is replaced with a nullor:

$$\frac{I_{\ell}}{I_s} = \frac{1 + sR_{\ell}C_{\ell}}{1 + sR_{\ell}(C_{\ell} + c_{gd} + c_{db})}$$

Ideal gain:

Gain if controller is replaced with a nullor:

$$\frac{I_{\ell}}{I_s} = 1$$

Asymptotic gain:

Gain if controller is loop gain reference is replaced with a nullor:

$$\frac{I_{\ell}}{I_s} = \frac{1 + sR_{\ell}C_{\ell}}{1 + sR_{\ell}(C_{\ell} + c_{gd} + c_{db})}$$

Loop gain:

 $L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$

Loop gain:

Simplified diagram:

$$L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$$

Loop gain:

Simplified diagram:

$$L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$$

Loop gain:

Simplified diagram:

$$L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$$

 r_o establishes a direct transfer Loop gain drops if:

Loop gain:

Simplified diagram:

$$L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$$

+ V_i

 r_o establishes a direct transfer Loop gain drops if: Load resistance increases

Loop gain:

Simplified diagram:

$$L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$$

+ V_i

 r_o establishes a direct transfer Loop gain drops if: Load resistance increases Load capacitance decreases

Loop gain:

Simplified diagram:

$$L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$$

+ V_i

 r_o establishes a direct transfer

Loop gain drops if:

Load resistance increases Load capacitance decreases Source resistance decreases

Loop gain:

Simplified diagram:

$$L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$$

+ V_i

 r_o establishes a direct transfer

Loop gain drops if:

Load resistance increases Load capacitance decreases Source resistance decreases Source capacitance decreases

Loop gain:

Simplified diagram:

$$L = (g_m + g_{mb}) \, \frac{V_i}{I_c}$$

+ V_i

 r_o establishes a direct transfer

Loop gain drops if:

Load resistance increases Load capacitance decreases Source resistance decreases Source capacitance decreases

$$L_{DC} = -\frac{R_s r_o(g_m + g_{mb})}{R_s + r_o + R_\ell}$$

$$L_{DC} = -\frac{R_s r_o(g_m + g_{mb})}{R_s + r_o + R_\ell}$$

 $L_{DC\max} = -n\mu$

Two poles

$$L_{DC} = -\frac{R_s r_o(g_m + g_{mb})}{R_s + r_o + R_\ell}$$

 $L_{DC\max} = -n\mu$

Two poles

One zero

$$L_{DC} = -\frac{R_s r_o(g_m + g_{mb})}{R_s + r_o + R_\ell}$$

 $L_{DC\max} = -n\mu$

 $L_{DC} = -\frac{R_s r_o(g_m + g_{mb})}{R_s + r_o + R_\ell}$

 $L_{DC\max} = -n\mu$

Two poles

One zero

Zero coincides with pole if: $R_{\ell} \ll r_o$

 $L_{DC} = -\frac{R_s r_o(g_m + g_{mb})}{R_s + r_o + R_\ell}$

 $L_{DC\max} = -n\mu$

Two poles

One zero

Zero coincides with pole if: $R_{\ell} \ll r_o$

Bandwidth: ω_T when driven from a relatively high impedance and terminated with a relatively low impedance

 $L_{DC} = -\frac{R_s r_o(g_m + g_{mb})}{R_s + r_o + R_\ell}$

 $L_{DC\max} = -n\mu$

Two poles

One zero

Zero coincides with pole if: $R_{\ell} \ll r_o$

Bandwidth: ω_T when driven from a relatively high impedance and terminated with a relatively low impedance